I am using PIC18F67K40. When I went through the Errata datasheet I found out that I am using A3 revision Device.
There is an item number 5.1
Can somebody explain to me what is the exact meaning of this?
I have added snap below
Electronic – Exact meaning of the issue mentioned on Errata document
microchipmicrocontrollerpic
Related Topic
- Electronic – dsPIC: Using FRC and OSC2 as an I/O pin
- Electronic – Problems with 16Mhz SPI clock on PIC 18F25K22
- Electronic – PIC18F1220 production build of C code not working
- Electronic – What kind of external clock is needed for PIC32
- Electrical – PIC24F MPLAB X MCC Microchip Code Configurator SPI driver issue
- Electronic – Maximum CPU Frequency of PIC24FJ256GA705 That I Can Get with 8MHz Crystal
Best Answer
This would only affect you if you are using the SMBus. The proper spec is as follow (from the datasheet):
In the errata the actual performance is described:
So it meets the SMBus spec if Vdd is > 4V. If Vdd < 4V (down to 2.7V) it may be as low as 0.7V.
In practice this would likely mean a reduction in noise margin rather than a failure, and only if Vdd < 4V, and only for SMBus inputs.