Electronic – Parallel MOSFETs and Gate Drive Capability

mosfetpowerpower electronics

I'm trying to design a Full-Bridge which can handle upto 330 A (@ 12V). I'm paralleling 3 MOSFETs per leg, and I think I've found a low enough RDS(on) MOSFET to make this somewhat practical. Here's a schematic of the parallel MOSFETs in Half-Bridge configuration:

enter image description here

All transistors are AUIRF1324S-7P and each resistor in the above schematic can be assumed to be about 5Ω. The power dissipation in each MOSFET for 111A is 20W. I am managing this heat by a surface mount sink and a fan. I've written how I arrive at the 20W figure below, in case it matters.

My main concern now is switching losses. The max. total gate charge of the MOSFET is 252nC – so for each leg the total gate charge becomes 756 nC (3*252 nC). If I use a run-of-the-mill driver with 2 A output capability, the switch on time is t = Q/I = 750 nC/2 A = 375 nS! My guess is that I will have a lot of switching losses if I drive my MOSFETs this slow. This is where I'm confused: what do I need to do switch these MOSFETs faster? Use a higher current rated driver?

Assuming I use a 5A rated driver, the time becomes 150 nS. At a frequency of 30KHz, will a switch on time of 150 nS present significant switching losses? If so, suppose I go with even higher rated current driver, how do I ensure that my source (a 12V Lead-Acid batt.) is able to handle current spikes upto 10A?

Essentially, my question boils down to: if 150 nS presents significant switching losses at 30KHz, what do I need to do in order to drive my FETs even faster?

Of course, this all assumes there are no gate resistors! The gate resistor will slow down the switch on even further! But most of the papers on Parallel MOSFETs suggest gate resistors are necessary to prevent ringing.

Conduction Loss Calculation:

The FET's rds(on) @ 175 °C is 1.6 mΩ. With each FET handling 110 A, the power dissipated is ~20W. I want to be able to maintain a temperature of 125 °C on these devices (they are rated for 175 °C) with an ambient temperature of 40 °C. So, (125-40)/(20) = 4.2 °C/W. Considering that the device's thermal resistance between junction to case is 0.5 °C/W, I need a heat sink with lower thermal resistance than 3.7. The heat-sink that I've found provides 3 °C/W at 300 LFM airflow. So I feel I have this area covered (I hope, anyway!).

Best Answer

There are many losses associated with switching, but it sounds like you are most concerned about the additional thermal load introduced into the MOSFETs in the period transitioning between on and off. I thought it would be easy to find some application notes on this, but surprisingly it wasn't. The best I found was AN-6005 Synchronous buck MOSFET loss calculations with Excel model from Fairchild, the relevant parts of which I'll summarize here.

During the switching transition, the voltage and current in the MOSFET will look approximately like this:

MOSFET switching current and voltage vs time

The switching losses we are going to calculate are those in periods \$t2\$ and \$t3\$ due to the voltage and current in the MOSFET. The way to approach this is to calculate the energy of each transition, then convert this into an average power according to your switching frequency.

If you look at just \$t2\$, \$V\$ is nearly constant, and \$I\$ increases approximately linearly, forming a triangle. Thus, the power also increases linearly, and the total energy is the time integral of power. So the energy is just the area of that triangle:

$$ E_{t2} = t_2 \left( \frac{V_{in} I_{out}}{2} \right) $$

\$t3\$ also forms a triangle. In this case, the voltage is changing instead of the current, but still the power makes a triangle, and the calculation of energy is the same.

Since the calculation is the same for \$t2\$ and \$t3\$, then it's not really important how much time is spent in \$t2\$ vs \$t3\$; all that really matters is the total time spent switching. The energy losses from one switch are thus:

$$ E_{switch} = (t_2 + t_3) \left( \frac{V_{in} I_{out}}{2} \right) $$

And, your switching frequency is how many times per second you incur this energy loss, so multiplying the two together gets you the average power loss due to switching:

$$ P_{switch} = f (t_2 + t_3) \left( \frac{V_{in} I_{out}}{2} \right) $$

So, taking your calculation of the switching period being \$150ns\$, and the maximum current being \$330A\$, and the voltage \$12V\$, and the switching frequency \$30kHz\$, the power losses from switching are:

$$ 30kHz \cdot 150ns \left( \frac{12V \cdot 330A}{2} \right) = 8.91W $$

That's \$8.91W\$, ideally, shared between three transistors, so only about \$3W\$ each, which is pretty insignificant compared to your other losses.

This number can be checked for sanity with a simpler model: if you spent \$150ns\$ switching, and you do it \$30000\$ times per second, then you can calculate the fraction of the time you spend switching, and make the most pessimistic assumption of the full power of \$12V\cdot330A\$ being lost in the transistors:

$$ \require{cancel} \frac{150 \cdot 10^{-9} \cancel{s}}{\cancel{switch}} \frac{30 \cdot 10^3 \cancel{switches}}{\cancel{s}} \cdot 12V \cdot 330A = 17.82W $$

Of course, over the switching period, the average current and voltage is only half that of the maximum, so the switching losses are half this, which is what we just calculated.

However, I bet in practice, your switching times will be slower. A "\$2A\$ gate driver" isn't a constant current source as these calculations assume. The real picture is rather more complicated than this simple model. Additionally, the current will be limited by the resistance, and usually more significantly, the inductance of the transistor packages and the traces leading to them.

Let's just say the inductance of the gate driver, transistor package, and traces to it is \$1\mu H\$. If your gate drive voltage is \$12V\$, then \$di/dt\$ is limited to \$12V/1\mu H = (1.2\cdot 10^7)A/s\$. This may seem like a lot, but on the time scale of \$150ns\$, it's not. Keeping the inductance low will take some very careful layout.

So, I would say that these calculations show that your switching losses may be manageable, though you won't know for sure until you've made the layout and tested it. Even if you can't reach the ideal of a \$150ns\$ switching time, the losses are low enough relative to your other problems that you have some margin to do worse and still function.

Your bigger problem is probably getting the three MOSFETs to switch at the same time. Otherwise, one of them will get a disproportionate share of the total current, and thus heat, leading to premature failure.