This is a very complex issue, since it deals with EMI/RFI, ESD, and safety stuff. As you've noticed, there are many ways do handle chassis and digital grounds-- everybody has an opinion and everybody thinks that the other people are wrong. Just so you know, they are all wrong and I'm right. Honest! :)
I've done it several ways, but the way that seems to work best for me is the same way that PC motherboards do it. Every mounting hole on the PCB connects signal gnd (a.k.a. digital ground) directly to the metal chassis through a screw and metal stand-off.
For connectors with a shield, that shield is connected to the metal chassis through as short of a connection as possible. Ideally the connector shield would be touching the chassis, otherwise there would be a mounting screw on the PCB as close to the connector as possible. The idea here is that any noise or static discharge would stay on the shield/chassis and never make it inside the box or onto the PCB. Sometimes that's not possible, so if it does make it to the PCB you want to get it off of the PCB as quickly as possible.
Let me make this clear: For a PCB with connectors, signal GND is connected to the metal case using mounting holes. Chassis GND is connected to the metal case using mounting holes. Chassis GND and Signal GND are NOT connected together on the PCB, but instead use the metal case for that connection.
The metal chassis is then eventually connected to the GND pin on the 3-prong AC power connector, NOT the neutral pin. There are more safety issues when we're talking about 2-prong AC power connectors-- and you'll have to look those up as I'm not as well versed in those regulations/laws.
Tie them together at a single point with a 0 Ohm resistor near the power supply
Don't do that. Doing this would assure that any noise on the cable has to travel THROUGH your circuit to get to GND. This could disrupt your circuit. The reason for the 0-Ohm resistor is because this doesn't always work and having the resistor there gives you an easy way to remove the connection or replace the resistor with a cap.
Tie them together with a single 0.01uF/2kV capacitor at near the power supply
Don't do that. This is a variation of the 0-ohm resistor thing. Same idea, but the thought is that the cap will allow AC signals to pass but not DC. Seems silly to me, as you want DC (or at least 60 Hz) signals to pass so that the circuit breaker will pop if there was a bad failure.
Tie them together with a 1M resistor and a 0.1uF capacitor in parallel
Don't do that. The problem with the previous "solution" is that the chassis is now floating, relative to GND, and could collect a charge enough to cause minor issues. The 1M ohm resistor is supposed to prevent that. Otherwise this is identical to the previous solution.
Short them together with a 0 Ohm resistor and a 0.1uF capacitor in parallel
Don't do that. If there is a 0 Ohm resistor, why bother with the cap? This is just a variation on the others, but with more things on the PCB to allow you to change things up until it works.
Tie them together with multiple 0.01uF capacitors in parallel near the I/O
Closer. Near the I/O is better than near the power connector, as noise wouldn't travel through the circuit. Multiple caps are used to reduce the impedance and to connect things where it counts. But this is not as good as what I do.
Short them together directly via the mounting holes on the PCB
As mentioned, I like this approach. Very low impedance, everywhere.
Tie them together with capacitors between digital GND and the mounting holes
Not as good as just shorting them together, since the impedance is higher and you're blocking DC.
Tie them together via multiple low inductance connections near the I/O connectors
Variations on the same thing. Might as well call the "multiple low inductance connections" things like "ground planes" and "mounting holes"
Leave them totally isolated (not connected together anywhere)
This is basically what is done when you don't have a metal chassis (like, an all plastic enclosure). This gets tricky and requires careful circuit design and PCB layout to do right, and still pass all EMI regulatory testing. It can be done, but as I said, it's tricky.
In mixed signal PCB the analog and digital ground has to be separated
like the following image:
That diagram looks like Figure 3 of the
"partitioning and layout of a mixed signal pcb" article by Henry W. Ott in "printed circuit design" magazine (June 2001).
On the same page as that diagram, Ott says "Why do we need to split the ground plane ... ? The answer is we don't! Therefore, I prefer the approach of using only one ground plane and partitioning the PCB into digital and analog sections."
Later in the article Ott says "in almost all cases, both the functional performance and the EMC performance of the board will be better with the single ground plane [than with] split ground planes".
Use one solid unsplit ground plane under both the analog and the digital parts of the board.
Which layer and how should I route the analog sources(1V8,3V3) and
grounds for the MCU ADC?
While many BGA parts only require 4 layers, it appears at first glance that this particular BGA package requires a minimum of 6 layers.
One common layer stackup for 6 layer boards is
1 signal
2 signal
3 power
4 ground
5 signal
6 signal
As shown the the documentation you already linked to:
The ground plane is one solid unsplit ground plane -- with holes around vias just passing through, sold connections to GND vias, and thermal relief around GND through-holes.
The power plane is chopped up into the various power supplies required for different regions of the board, with similar holes.
(Sometimes it's better to route less-common power voltages on the signal layers of the board, rather than cut it out of the power plane).
on the ... bottom ... layer. Can I place there the crystal oscillator as well?
The vast majority of systems I've seen have all the components of a Pierce oscillator (the inverter, the crystal, two capacitors, and sometimes a series resistor) all on the same side of a PCB.
However, I have seen a system where the crystal was on the opposite side (Hamish Kellock OH2GAQ)
and a paper that seems to recommend putting the two capacitors on the opposite side
(Texas Instruments "PCB Design Guidelines For Reduced EMI").
So I'm pretty sure the oscillator will oscillate with the crystal on the opposite side from the inverter.
As always, the EMI emitted (and the susceptibility of the oscillator to outside noise) is proportional to the loop area.
Most of the time, it gets bigger (worse) if you put the crystal on the opposite side.
(I don't know if your particular BGA package is one of the exceptions).
Best Answer
Re-reading that Henry Ott piece, which is excellent and which I have read before, he is saying that there should only be one ground plane and that digital noise isolation should be achieved by placement and routing. I have not yet seen a schematic entry tool that provides a good way to document that sort of thing. Even though a lot of thought and design goes into a placement to satisfy the requirements laid out by Ott, it doesn't look very different at a glance from any other board with a monolithic ground plane and net.
For me personally, if I were reviewing a schematic for a board like that, I would not want there to be multiple net aliases assigned to ground. That is just confusing. I would prefer the schematic to use a single GND net and net name. This could be a matter of preference, so keep that in mind.
Some companies may have guidelines for how that information should be recorded in the schematic. When I worked at motorola 20 years ago (Motorola Computer Group... single-board CompacktPCI computers), the EE's would write a routing requirements document totally separate from the schematic. The layout engineer would use it as a reference for stackup, placement etc. Information about any power plane splits or fills or special treatment for DC-DC converters and controlled impedance traces all would be in the document.
The placement would be reviewed and approved before tracks were placed to avoid unnecessary work. Nowadays, depending on the tool chain being used, many properties can be controlled from the schematic (such as diff pairs, length matching etc). I think that is a better way to do it. But as far as I know, there is not a way to convey the complex placement constraints required to follow Ott's recommendations. If you feel there is a need, you can attempt to institute a standard operating procedure at your company to help document that kind of thing in a standard way. Sometimes bosses appreciate that sort of thing. But it may not make sense for very small companies that don't do designs often.
Another thing I have occasionally seen is a floor-plan diagram. This is often drawn with some type of block diagram tool and is not highly accurate dimensionally speaking, but does provide a an indication of the relative locations of key components. This could be a separate document or could be added to the schematic on page 2 or page 3.