I have a four layer board: Signal, GND (internal power plane), VCC (internal ground plane), signal. My design includes a chip antenna that requires a completely cleared region at the edge of the PCB. In other words, all four layers in this region must be clear of copper of any kind. I know how to do this on the signal layers by simply limiting the size of my polygon pours on these layers. What I don't know how to do is maintain this cleared ares in the internal power and ground planes. I've played with keepout and cutout regions without success. What's the best approach?
Electronic – Altium clear region
altiumantennapcbpcb-antennapcb-design
Related Solutions
I think you're on the right path, a couple of notes,
1) With a signal trace between two planes, the return current will split between the two planes, even if one of the planes is split. The return current cannot "see the future" and decide ahead of time which plane to return on. It will return above and below the trace until it sees the split at which point is says "oh crap!" and pays you back by possibly causing you to fail FCC testing. So you want to avoid running traces over plane splits even if another adjacent plane is not split. You can deal with splits with capacitors and such but this type of solution is less than ideal. I'd focus on always avoiding running a trace over a plane split on an adjacent plane.
2) Wide return paths on DC signals don't really matter.
3) You asked about two signal layers sharing the same plane. Usually, this is not a big deal if done properly. What many people do is use one of the layers as a "horizontal" signal layer and the other as a "vertical" signal layer so the return currents are orthogonal to each other. It is very common to route two signal layers for each plane, and use this horizontal/vertical technique. The most important thing to remember is to not change reference planes. Your setup could be a little tricky because going from the bottom layer to the 4th layer adds another return plane. More typical 6 layer boards are
1)ASignalHor 2)GND 3)ASignalVer 4)BSignalHor 5)POWER 6)BSignalVer
If you need smaller additional planes, like under the micro, these would usually be placed as an island on one of the signal layers. If you need to use more power planes, you might want to think about going to 10+ layers.
4) Plane spacing is important, and can have huge impact on performance, so you should specify this to the board house. If you take the example 6 layer stackup I mentioned above, spacing of .005 .005 .040 .005 .005 (instead of standard stackup with equal distance between layers) can make an order of magnitude improvement. It keeps the signal layers close to their reference plane (smaller loops).
You will hate yourself if you do stack up number two ;) Maybe that's harsh but it's a going to be a PITA reworking a board with all internal signals. Don't be afraid of vias either.
Let's address some of your questions:
1.Signal layers are adjacent to ground planes.
Stop thinking about ground planes, and think more about reference planes. A signal running over a reference plane, whose voltage happens to be at VCC will still return over that reference plane. So the argument that somehow having your signal run over GND and not VCC is better is basically invalid.
2.Signal layers are tightly coupled (close) to their adjacent planes.
See number one I think the misunderstanding about only GND planes offering a return path leads to this misconception. What you want to do is keep your signals close to their reference planes, and at a constant correct impedance...
3.The ground planes can act as shields for the inner signal layers. (I think this requires stitching ??)
Yeah you could try to make a cage like this I guess, for your board you'll get better results keeping your trace to plane height as low as possible.
4.Multiple ground planes lower the ground (reference plane) impedance of the board and reduce the common-mode radiation. (don't really understand this one)
I think you've taken this to mean the more gnd planes I have the better, which is not really the case. This sounds like a broken rule of thumb to me.
My recommendation for your board based only on what you've told me is to do the following:
Signal Layer (thin maybe 4-5mil FR4) GND (main FR-4 thickness, maybe 52 mil more or less depending on your final thickness) VCC (thin maybe 4-5mil FR4) Signal Layer
Make sure you decouple properly.
Then if you really want to get into this go to amazon and buy either Dr Johnson's Highspeed digital design a handbook of black magic, or maybe Eric Bogatin's Signal and Power integrity Simplified. Read it love, live it :) Their websites have great information as well.
Good Luck!
Related Topic
- Electronic – Best order for PCB power planes
- Electronic – Altium Designer, using signal layers as power planes
- Electronic – Best layer stack strategy for a 6 layer PCB with mostly SMD components
- Electronic – Four Layer PCB doubt
- Electronic – Removing high impedance ground pours parallel to signal traces in Altium
Best Answer
Simply place a filled rectangle or polygon on the power and ground planes. Anything you place on the plane layers will become "not copper" on the finished board.