Electronic – Chaser circuit with a chain of 4017’s

designdigital-logiclogic-gates

I have a problem with this chaser circuit.

It should work like this:
When I switch on the power, no outputs should be activated.
When I press the reset button, the clock signal will be started and the outputs should be activated one by one.

If the last output is activated, the clock signal must be stopped and the outputs should keep their "ON" status.
No worries about switching the outputs OFF, I will switch off the power supply to manage that.

But what actually happens:

When powering up, the circuit instantly starts with activating the outputs; without using the RESET button.
And sometimes, the first one or two outputs, are NOT activated while the other outputs will switch ON.

I experimented with the values of R3, C20 and C21 they seem to do something with the startup conditions?

Maybe someone can put me on the right track?

enter image description here

Best Answer

You have no hard reset on the whole 4017 chain - "the dog chases its own tail" and it relies in being at least partially correctly reset to initialise. 4017s may wake up fully reset, or not. Never depend on them being reset.

A 'Mickey mouse" way of doing this is a capacitor from the lh 4017 MR to Vcc and a resistor from that MR to RH 4017 pin 11.
Somewhat similar to what you use now on 4093-pin 13.

Or you could formally gate the reset state.

At the moment you unreset each 4017 as the prior one steps off zero for the first time. It seems you could just reset them all initially - as you explicitly gate the clocks with 4081's.


Peripheral:

R1 is somewhat small load wise - a larger minimum value and if necessary a small er cap may be in order.

The 4017BM is shown as having a Schmitt triggered clock. Ancient memory suggests that some versions do not have a Schmitt trigger here and that it can cause problems on slow signals. Ensure that you have the Schmitt variant.