I'm designing an op amp integrator with a 100nF capacitor, and need to include a logic level reset/discharge option. I would like to use the DG467 analog switch due to its low cost and small package, however I am concerned about the current rating and on resistance.
Worst-case: the capacitor has the full 10V supply voltage across its terminals (this would only happen in a fault condition), the reset switch is turned on. According to LTspice, the capacitor would discharge in ~10μs, assuming that the switch has a 10Ω on resistance. This will produce a 1A pulse, 10x the "absolute maximum rating" (100mA for 1ms pulsed with a 10% duty cycle).
My question: is a fast (i.e. less than 10μs) 1A pulse likely to destroy the switch? Is it necessary to add a 100Ω series resistance in order to keep the current less than 100mA, and thus increasing the discharge time to 100μs?
Best Answer
There is an absolute maximum of 100mA 10ms that you must not exceed.
I believe this is based on ampacity before fusing the xx nm CMOS junction by exceeding the current density.
\$E=0.5CV² = 0.5 * 0.1uF * (10V)² = 500uJ \$
Although the discharge energy is much lower than ESD. e.g. \$ESD = 1kV @ 100pF = 0.5 * 100pF * (1kV)² = 50 mJ\$
This is conducted in the ESD Diodes, not the CMOS junctions.
There is no good reason for exceeding ABS. MAX levels.
The wirebonds are a little more robust and use AW-29 or 29 μm wire.
Design Changes: