Electronic – lower limit on operating frequency of CMOS SRAM


I study computer science, and so I am in the deep end here.
I have set upon designing a machine which requires RAM. I found a listing for Toshiba's 128KB (8 bit per word) SRAM (TC551001BPL).

I intend to run this at a very slow clock, maybe 1-10kHz or so (maybe even single stepping it with a button). Due to this I figure that I never have to worry about any sort of transition, propogation, etc times, as a clock cycle of 100 microseconds is orders of magnitude higher than the timings of any chips today, which is usually in 10's of nanoseconds (bus transcievers, D-Flip Flops, binary counters, RAM, etc). However, this made me wonder, is there a minimum frequency at which I must operate the RAM? I could not find anything like that in the datasheet, but I'm still not sure.

Could the fact that this RAM is asynchronous cause this issue?

This is slightly off topic, but I only need 1024 word, 8 bit word of RAM or so. Any IC recommendations that better suit my application would be extremely helpful.

Best Answer

No, there is no minimum frequency because it's static RAM. Any digital circuit that's described as "static" doesn't have a minimum frequency - it can operate with all signals held static for an extended period of time, hence the name. "Dynamic" circuits have a minimum frequency.

Just because your circuit operates at a low frequency doesn't mean you can ignore all timings, however. You still have to meet the required setup and hold times, as well as the maximum rise and fall times. The latter usually aren't a problem if you stick to a single logic family and don't use 4000 CMOS. (74HC/HCT/LS will be just fine.)

Related Topic