I've been trying to interface LPDDR2 ram with my SOC but got confused as to how to connect the CA lines. Does anyone have any reference designs of LPDDR2 for me to go off of?
Electrical – LPDDR2 reference design
ddrdesigninterfacepcb-design
Related Topic
- Electronic – the difference between LPDDR2-S2 vs S4
- Electronic – Combining decoupling capacitors for sensitive power requirements in LPDDR
- Electrical – lpddr2 interface differences between different memory controllers
- Electronic – LPDDR2 clock long term jitter issue
- Electronic – How might an LPDDR2 PHY be designed
- Electronic – How to use a reference design in datasheet
- Electronic – Designing a RAM, using 4×2 chips, with a 8 address capacity
Best Answer
LPDDR2 is more or less confidential and thus not much information is available on it.
If you have routed DDR, it is almost straight forward as there is no termination, you just have to connect signals between them. I'm currently working on a design with a SoC and a LPDDR2 and it was really simple about the schematic, but routing is a bit more challenging.
CA are address lines and should be routed straight (Controller's CA0 to memory's CA0, etc.).
Bit and byte swapping is clearly allowed with other type of DDR and LPPDR but for LPDDR2 some note and appendix in the Jedec standard seem to not allow it. After looking for, some guys on Xilinx forum tried it and it worked fine, I also asked two LPDDR2 supplier and the SoC supplier (for the controller side), what is possible about bit and byte swapping:
Also with turn to the 168-ball PoP package which is clearly easier to route in 32 bits than the 134-ball package. But it will also depend of your PCB manufacturer and assembly as the pitch is very fine (0.5mm and 0.65mm).
You can read some recommendations:
But the best will be to contact a LPDDR2 supplier and ask him for help in your design.