My problem is about AND-gate when its inputs are open. I want to know: What is the output when inputs are open? The output is Z (open) or 0?
What is your idea about this AND-gate transistor structure?
My answer to the above structure is that the output is 0 when the two inputs are open, or at least one of them is 0.