Electronic – PCB stackup for an 8-layer PCB

stack up

We are considering to have the following stackup for an 8-layer PCB we are designing.

enter image description here

enter image description here

What we want with this stackup is to route the signals with approx. rise time of 3ns on layer 6 using a separation between traces of 8mils between them to get a crosstalk coefficient around -26dB.

Questions:

  1. Is the 3mil spacing between Lyr5&Lyr6 and between Lyr6&Lyr7 common?
  2. Do you guys see any possible electrical or manufacturing problem with this stackup?

Best Answer

To answer your questions:

  1. Using thin prepregs is not uncommon, and in your case for example the standard 1080 prepreg is close to your 3mils thickness. ( a list of the most common thicknesses can be found here)

  2. The issue I see is that you are using a buildup construction, which non all manufacturers are comfortable with using. Another thing that is worth pointing out is that you have an asymmetric layer distribution, which means that you have the risk of having issues with the board flatness, after the assembly process. You might end up with a board that is shaped like a banana.

What I suggest is that you contact your manufacturer of choice, and get them to approve your stacking, making sure you specify what are the limitations that you require. That is the only way you will get the answer you need.