Prevent EPROM powering from IO pin

low-powerpower supplypower-engineering

I consider using a cheap Microchip 3-pin EPROM with single bidirectional data line as ID storage on various daughter boards.

Since I don't want to waste daughter board connector pins on a device that will be used only once during initialization I was thinking about powering the EPROM from the active-high Reset pin of each daughter board, while using another IO that is unused during init as the data line. After init the reset line goes low and the EEPROM shuts down.
However, for this to work the EPROM need not interfere with normal operation that is it does not draw parasitic current from the IO during normal operation. Can someone suggest a solution?

Edit: the device in question is a 11AA010 with 1mA active current and 1uA standby current as per datasheet.

Best Answer

It is out of specification of the part to have the SCIO pin be more than 1 V higher than the VCC pin. From the "Absolute Maximum Ratings" section of the data sheet:

SCIO w.r.t. VSS ...... -0.6V to VCC+1.0V

Therefore it might damage the part if you apply 3.3 V to SCIO while VCC is at 0 V. But either way, if it breaks, you get to keep all the pieces since you violated the Absolute Maximum Ratings.