In that timing diagram we see that the write command in the same time nearly with the data. Why we don't see that also in reading data and why there is that delay between data and read command?
That is screen shot from ATmega328 datasheet page 36
Electrical – AVR: why reading data have some delay from writing it in SRAM (Timing diagram)
atmegaavrdiagramsramtiming
Related Topic
- Electronic – Data bus between uC and SRAM: what happens when both are writing concurrently
- Electronic – AVR SRAM limitation
- Electronic – AVR [ Why IO Registers have IO addresses and SRAM Adresses ]
- Electronic – Why are there high active and low active signals in a timing diagram
- Electronic – AVR: why each Interrupt Vector occupies two instruction words
- Electronic – arduino – Reading/Writing An SRAM Chip with an Arduino
- Electronic – Best way to find delay between receive data from USART
Best Answer
The delay is the read access time of the RAM.
In the case of writes the data comes from the ALU or other part of the CPU and is destined to be stored in RAM. The data has to be maintained until it has been stored in the RAM memory cells.
For reads the RAM logic does not start operating until it has the address as shown in the second waveform. First the address has to be decoded to enable the specific bit cells that contain the data. Then the data has to be sensed and communicated through the RAM data buffers. For the ATmega 328 this probably takes a few 10's of nanoseconds.