I am currently reading about Pulsed Latch Circuit. And there is a frequent mention of "hold time violation". Like:
For latch, "…data must be held for a longer period of time,
increasing the likely number of hold time violations".
Please explain what hold time violation is in the context of Latches.