I have an SR flip-flop such as above, and I'm to determine whether it's positive-going or negative-going. How can I do that?
I understand that edge-triggered flip-flops' output only change upon edges of clock. But I don't know how to determine which one.
Electronic – How to determine if an edge-triggered flip-flop is positive going or negative going
flipflop
Related Topic
- Setup and hold for positive edge flip flop cascaded with negative edge flip flop
- Electronic – Why is D Flip Flop Positive Edge Trigger instead of a Level Trigger
- Electrical – Difference between D-Type Flip-Flop and Edge-Triggered D-Type Flip-Flop
- Electronic – history of edge-triggered D flip-flop design using three S-R latches
- Electronic – CMOS implementation of D flip-flop
- Electronic – Confusion about when a JK flip flop is triggered
Best Answer
Just look at the slave flip flop in your schematic, IC2. When will its outputs, Q and -Q change, relative to the clock?