I would like to make a buffer in system generator to use it with a FFT block.
I want to charge 16 values to a FFT block from another system I´ve designed and I need a temporary memory system. Could anyone tell me what xilinx blocks I have to use to get a buffer?
Thank you so much.
System Generator: How to make a buffer implementation
bufferxilinx system generator
Related Topic
- System Generator. Estandard exception in FFT block
- System Generator: Does an fft block need a buffer
- System Generator:How to know how many clock cicles are nedeed for the FFT block
- Bus Buffer as Level Shifter – Safety and Usage
- Electronic – Conversion from VHDL to sysgen block diagram
- Electronic – Buffer for 5V, 500ps to 10 ns pulses
- Electrical – the proper way to store data into a frame buffer
Best Answer
Is System Generator a graphic tool? (I use different FPGA vendors so not sure, but most have an equivalent tool where you place blocks, or create new ones from HDL and use them) edit - just checked and it seems to be such a tool for creating DSP designs.
If I understand correctly then:
If it's a small buffer then you can probably just do it in some "glue" HDL with registers, linking the two System Generator generated blocks. Otherwise use a RAM/FIFO block of some sort that will be available in System Generator.
The System Generator user manual (e.g. page 15-18) discusses memories and implementing as part of a larger design using an HDL "wrapper".