I would like to know how many clocks cycles the FFTv4_1 require?
Does anyone know how to determine the required clock cycles? I am using the System Generator 9.2i version.
Thank you so much!
System Generator:How to know how many clock cicles are nedeed for the FFT block
clockfftxilinx system generator
Related Topic
- Electronic – System Generator: How to configure the pins for the signals of your design
- Electronic – System Generator: How to know if the FPGA could have enough resources to perform a design
- System Generator: a block to change sign of a floating point
- System Generator. Estandard exception in FFT block
- System Generator: How to make a buffer implementation
- Using the clock of FPGA in system generator
- Electronic – How do computers deal with RAM latency
Best Answer
calculating the FFT is not a "FIXED" clock cycle operation. It depends largely on the sample block size and the number of Add/Multiply/Address Fetches are calculated. the FFT algorithm takes care of the ADD/Mutliple/Address Fetching optimization. However, you need to specify the number of samples this is being applied to.