I am doing a design using System Generator, and I have some doubts if my design could be performed in a Virtex 4 FPGA.
Does anyone know what can I do to check this?
Electronic – System Generator: How to know if the FPGA could have enough resources to perform a design
fpgaxilinxxilinx system generator
Related Topic
- Electronic – System Generator: How to configure the pins for the signals of your design
- System Generator: a block to change sign of a floating point
- System generator frequency issue
- Virtex 4 fx 12 ff668
- System Generator: How to make a buffer implementation
- Electronic – FPGA firmware design: How big is too big
- Using the clock of FPGA in system generator
- Electronic – FPGA utilization augmentation in a System Generator core when updating from ISE 13.2 to ISE 14.7
Best Answer
Go on Xilinx's DSP course - that'll give you a really good feel for how much resource various dsp-type operations take up, and then you'll be able to estimate in your head.
Otherwise, you'll just have to build it and see. To get a quick idea, generate the NGC from the sysgen block and use FPGAOptim to show you which blocks are using how much of which resource. It'll not be the final final answer, but within a few percent of the LUT count. (Full disclosure - I wrote FPGAOptim at work)