I have seen references to that feature here and here (pg 20)
I can't quite get why it is useful. Since the memory controller selects the rank, wouldn't be the same if the address on the rank would have been the same as the bank/row/col selected by the memory controller?
Electrical – Why address mirroring in some SDRAMs
ddr3memoryram
Related Topic
- Electronic – In an SDRAM how do address rows/columns and rank width and bank width relate to the total memory size
- DDR3 Address Bus Quations
- Electronic – Using a high frequency LPDDR3 RAM with a lower RAM frequency supported Processor
- Electronic – Atmel SAME70 SDRAM Memory Mapping
- Electronic – SDRAM structure for Cortex-M7
Best Answer
Imagine the situation - you have perfect circuit diagram, which connects processor (CPU) to the RAM chip. A0 of processor goes to A0 of the memory chip, D0 of processor is connected to D0 of memory chip.
But when you start routing connections on the board, you see that your perfect circuit routes very badly, requires a lot of vias, conductor corners, long traces etc.
The principle that it does not matter how you physically route RAM array, what matters is that data written to specific location must be read from that same location, not another one.
Thus, generally, you can connect address and data pin groups of single or multiple RAM chips in any way which you see the best for board routing to have shortest tracks and minimal number of vias.
But there're issues:
So that's why both sources you list state several pins as eligible for swapping, and some not eligible. Samsung's datasheet is the best describing it.