The book we are reading states that the maximum slope of this graph occurs at B, but I cannot understand from this graphic how that is possible. It appears to me the maximum magnitude of slope occurs at Q because it is closer to being vertical, which is infinite slope. How is this the case?
Electronic – Slope of VTC for FET
fet
Related Topic
- Electronic – How to determine FET switch specifications
- Electronic – FET-based voltage regulator with TL431
- Electronic – Drive FET/transistor based on 2 different resistances
- Electrical – Circuit design considerations using N-FET for a High Brightness UV-LED
- Electronic – How to externally protect a driver FET on a device from load short circuit
- Electronic – Why is a high value resistor necessary for grounding a MOSFET gate
Best Answer
The figure is drawn incorrectly. The written words and equations are accurate. A full explanation is available here: https://dfdeboer.github.io/errata/Sedra_Smith/7th/S_S_7_ER.HTM#P374B (I am the author of that Web page.) Kudos to the OP for an observant eye to tie those details together!